2020-01-11 18:07:04 +00:00
|
|
|
/*
|
|
|
|
|
* Copyright (C) 2020 Apple Inc. All rights reserved.
|
|
|
|
|
*
|
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
|
* modification, are permitted provided that the following conditions
|
|
|
|
|
* are met:
|
|
|
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
|
|
|
* notice, this list of conditions and the following disclaimer.
|
|
|
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
|
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
|
|
|
* documentation and/or other materials provided with the distribution.
|
|
|
|
|
*
|
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY APPLE INC. ``AS IS'' AND ANY
|
|
|
|
|
* EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
|
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
|
|
|
|
|
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL APPLE INC. OR
|
|
|
|
|
* CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
|
|
|
|
|
* EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
|
|
|
|
|
* PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
|
|
|
|
|
* PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
|
|
|
|
|
* OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
|
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
|
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#pragma once
|
|
|
|
|
|
2020-01-17 01:16:43 +00:00
|
|
|
#ifndef WTF_PLATFORM_GUARD_AGAINST_INDIRECT_INCLUSION
|
|
|
|
|
#error "Please #include <wtf/Platform.h> instead of this file directly."
|
|
|
|
|
#endif
|
2020-01-11 18:07:04 +00:00
|
|
|
|
|
|
|
|
/* CPU() - the target CPU architecture */
|
|
|
|
|
#define CPU(WTF_FEATURE) (defined WTF_CPU_##WTF_FEATURE && WTF_CPU_##WTF_FEATURE)
|
|
|
|
|
|
|
|
|
|
/* ==== CPU() - the target CPU architecture ==== */
|
|
|
|
|
/* CPU(KNOWN) becomes true if we explicitly support a target CPU. */
|
|
|
|
|
|
|
|
|
|
/* CPU(MIPS) - MIPS 32-bit and 64-bit */
|
|
|
|
|
#if (defined(mips) || defined(__mips__) || defined(MIPS) || defined(_MIPS_) || defined(__mips64))
|
|
|
|
|
#if defined(_ABI64) && (_MIPS_SIM == _ABI64)
|
|
|
|
|
#define WTF_CPU_MIPS64 1
|
|
|
|
|
#define WTF_MIPS_ARCH __mips64
|
|
|
|
|
#else
|
|
|
|
|
#define WTF_CPU_MIPS 1
|
|
|
|
|
#define WTF_MIPS_ARCH __mips
|
|
|
|
|
#endif
|
|
|
|
|
#define WTF_CPU_KNOWN 1
|
|
|
|
|
#define WTF_MIPS_PIC (defined __PIC__)
|
|
|
|
|
#define WTF_MIPS_ISA(v) (defined WTF_MIPS_ARCH && WTF_MIPS_ARCH == v)
|
|
|
|
|
#define WTF_MIPS_ISA_AT_LEAST(v) (defined WTF_MIPS_ARCH && WTF_MIPS_ARCH >= v)
|
|
|
|
|
#define WTF_MIPS_ARCH_REV __mips_isa_rev
|
|
|
|
|
#define WTF_MIPS_ISA_REV(v) (defined WTF_MIPS_ARCH_REV && WTF_MIPS_ARCH_REV == v)
|
|
|
|
|
#define WTF_MIPS_ISA_REV_AT_LEAST(v) (defined WTF_MIPS_ARCH_REV && WTF_MIPS_ARCH_REV >= v)
|
|
|
|
|
#define WTF_MIPS_DOUBLE_FLOAT (defined __mips_hard_float && !defined __mips_single_float)
|
|
|
|
|
#define WTF_MIPS_FP64 (defined __mips_fpr && __mips_fpr == 64)
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/* CPU(PPC64) - PowerPC 64-bit Big Endian */
|
|
|
|
|
#if ( defined(__ppc64__) \
|
|
|
|
|
|| defined(__PPC64__)) \
|
|
|
|
|
&& defined(__BYTE_ORDER__) \
|
|
|
|
|
&& (__BYTE_ORDER__ == __ORDER_BIG_ENDIAN__)
|
|
|
|
|
#define WTF_CPU_PPC64 1
|
|
|
|
|
#define WTF_CPU_KNOWN 1
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/* CPU(PPC64LE) - PowerPC 64-bit Little Endian */
|
|
|
|
|
#if ( defined(__ppc64__) \
|
|
|
|
|
|| defined(__PPC64__) \
|
|
|
|
|
|| defined(__ppc64le__) \
|
|
|
|
|
|| defined(__PPC64LE__)) \
|
|
|
|
|
&& defined(__BYTE_ORDER__) \
|
|
|
|
|
&& (__BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__)
|
|
|
|
|
#define WTF_CPU_PPC64LE 1
|
|
|
|
|
#define WTF_CPU_KNOWN 1
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/* CPU(PPC) - PowerPC 32-bit */
|
|
|
|
|
#if ( defined(__ppc__) \
|
|
|
|
|
|| defined(__PPC__) \
|
|
|
|
|
|| defined(__powerpc__) \
|
|
|
|
|
|| defined(__powerpc) \
|
|
|
|
|
|| defined(__POWERPC__) \
|
|
|
|
|
|| defined(_M_PPC) \
|
|
|
|
|
|| defined(__PPC)) \
|
|
|
|
|
&& !CPU(PPC64) \
|
|
|
|
|
&& CPU(BIG_ENDIAN)
|
|
|
|
|
#define WTF_CPU_PPC 1
|
|
|
|
|
#define WTF_CPU_KNOWN 1
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/* CPU(X86) - i386 / x86 32-bit */
|
|
|
|
|
#if defined(__i386__) \
|
|
|
|
|
|| defined(i386) \
|
|
|
|
|
|| defined(_M_IX86) \
|
|
|
|
|
|| defined(_X86_) \
|
|
|
|
|
|| defined(__THW_INTEL)
|
|
|
|
|
#define WTF_CPU_X86 1
|
|
|
|
|
#define WTF_CPU_KNOWN 1
|
|
|
|
|
|
|
|
|
|
#if defined(__SSE2__) || (defined(_M_IX86_FP) && _M_IX86_FP >= 2)
|
|
|
|
|
#define WTF_CPU_X86_SSE2 1
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/* CPU(X86_64) - AMD64 / Intel64 / x86_64 64-bit */
|
|
|
|
|
#if defined(__x86_64__) \
|
|
|
|
|
|| defined(_M_X64)
|
|
|
|
|
#define WTF_CPU_X86_64 1
|
|
|
|
|
#define WTF_CPU_X86_SSE2 1
|
|
|
|
|
#define WTF_CPU_KNOWN 1
|
|
|
|
|
#endif
|
|
|
|
|
|
2020-04-01 02:06:50 +00:00
|
|
|
/* CPU(ARM64) */
|
|
|
|
|
#if defined(__arm64__) || defined(__aarch64__)
|
2020-01-11 18:07:04 +00:00
|
|
|
#define WTF_CPU_ARM64 1
|
|
|
|
|
#define WTF_CPU_KNOWN 1
|
|
|
|
|
|
|
|
|
|
#if defined(__arm64e__)
|
|
|
|
|
#define WTF_CPU_ARM64E 1
|
|
|
|
|
#endif
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/* CPU(ARM) - ARM, any version*/
|
|
|
|
|
#define WTF_ARM_ARCH_AT_LEAST(N) (CPU(ARM) && WTF_ARM_ARCH_VERSION >= N)
|
|
|
|
|
|
|
|
|
|
#if defined(arm) \
|
|
|
|
|
|| defined(__arm__) \
|
|
|
|
|
|| defined(ARM) \
|
|
|
|
|
|| defined(_ARM_)
|
|
|
|
|
#define WTF_CPU_ARM 1
|
|
|
|
|
#define WTF_CPU_KNOWN 1
|
|
|
|
|
|
|
|
|
|
#if defined(__ARM_PCS_VFP)
|
|
|
|
|
#define WTF_CPU_ARM_HARDFP 1
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/* Set WTF_ARM_ARCH_VERSION */
|
|
|
|
|
#if defined(__ARM_ARCH_4__) \
|
|
|
|
|
|| defined(__ARM_ARCH_4T__) \
|
|
|
|
|
|| defined(__MARM_ARMV4__)
|
|
|
|
|
#define WTF_ARM_ARCH_VERSION 4
|
|
|
|
|
|
|
|
|
|
#elif defined(__ARM_ARCH_5__) \
|
|
|
|
|
|| defined(__ARM_ARCH_5T__) \
|
|
|
|
|
|| defined(__MARM_ARMV5__)
|
|
|
|
|
#define WTF_ARM_ARCH_VERSION 5
|
|
|
|
|
|
|
|
|
|
#elif defined(__ARM_ARCH_5E__) \
|
|
|
|
|
|| defined(__ARM_ARCH_5TE__) \
|
|
|
|
|
|| defined(__ARM_ARCH_5TEJ__)
|
|
|
|
|
#define WTF_ARM_ARCH_VERSION 5
|
|
|
|
|
|
|
|
|
|
#elif defined(__ARM_ARCH_6__) \
|
|
|
|
|
|| defined(__ARM_ARCH_6J__) \
|
|
|
|
|
|| defined(__ARM_ARCH_6K__) \
|
|
|
|
|
|| defined(__ARM_ARCH_6Z__) \
|
|
|
|
|
|| defined(__ARM_ARCH_6ZK__) \
|
|
|
|
|
|| defined(__ARM_ARCH_6T2__) \
|
|
|
|
|
|| defined(__ARMV6__)
|
|
|
|
|
#define WTF_ARM_ARCH_VERSION 6
|
|
|
|
|
|
|
|
|
|
#elif defined(__ARM_ARCH_7A__) \
|
|
|
|
|
|| defined(__ARM_ARCH_7K__) \
|
|
|
|
|
|| defined(__ARM_ARCH_7R__) \
|
|
|
|
|
|| defined(__ARM_ARCH_7S__)
|
|
|
|
|
#define WTF_ARM_ARCH_VERSION 7
|
|
|
|
|
|
|
|
|
|
#elif defined(__ARM_ARCH_8__) \
|
|
|
|
|
|| defined(__ARM_ARCH_8A__)
|
|
|
|
|
#define WTF_ARM_ARCH_VERSION 8
|
|
|
|
|
|
|
|
|
|
/* MSVC sets _M_ARM */
|
|
|
|
|
#elif defined(_M_ARM)
|
|
|
|
|
#define WTF_ARM_ARCH_VERSION _M_ARM
|
|
|
|
|
|
|
|
|
|
/* RVCT sets _TARGET_ARCH_ARM */
|
|
|
|
|
#elif defined(__TARGET_ARCH_ARM)
|
|
|
|
|
#define WTF_ARM_ARCH_VERSION __TARGET_ARCH_ARM
|
|
|
|
|
|
|
|
|
|
#else
|
|
|
|
|
#define WTF_ARM_ARCH_VERSION 0
|
|
|
|
|
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/* FIXME: WTF_THUMB_ARCH_VERSION seems unused. Remove. */
|
|
|
|
|
/* Set WTF_THUMB_ARCH_VERSION */
|
|
|
|
|
#if defined(__ARM_ARCH_4T__)
|
|
|
|
|
#define WTF_THUMB_ARCH_VERSION 1
|
|
|
|
|
|
|
|
|
|
#elif defined(__ARM_ARCH_5T__) \
|
|
|
|
|
|| defined(__ARM_ARCH_5TE__) \
|
|
|
|
|
|| defined(__ARM_ARCH_5TEJ__)
|
|
|
|
|
#define WTF_THUMB_ARCH_VERSION 2
|
|
|
|
|
|
|
|
|
|
#elif defined(__ARM_ARCH_6J__) \
|
|
|
|
|
|| defined(__ARM_ARCH_6K__) \
|
|
|
|
|
|| defined(__ARM_ARCH_6Z__) \
|
|
|
|
|
|| defined(__ARM_ARCH_6ZK__) \
|
|
|
|
|
|| defined(__ARM_ARCH_6M__)
|
|
|
|
|
#define WTF_THUMB_ARCH_VERSION 3
|
|
|
|
|
|
|
|
|
|
#elif defined(__ARM_ARCH_6T2__) \
|
|
|
|
|
|| defined(__ARM_ARCH_7__) \
|
|
|
|
|
|| defined(__ARM_ARCH_7A__) \
|
|
|
|
|
|| defined(__ARM_ARCH_7K__) \
|
|
|
|
|
|| defined(__ARM_ARCH_7M__) \
|
|
|
|
|
|| defined(__ARM_ARCH_7R__) \
|
|
|
|
|
|| defined(__ARM_ARCH_7S__)
|
|
|
|
|
#define WTF_THUMB_ARCH_VERSION 4
|
|
|
|
|
|
|
|
|
|
/* RVCT sets __TARGET_ARCH_THUMB */
|
|
|
|
|
#elif defined(__TARGET_ARCH_THUMB)
|
|
|
|
|
#define WTF_THUMB_ARCH_VERSION __TARGET_ARCH_THUMB
|
|
|
|
|
|
|
|
|
|
#else
|
|
|
|
|
#define WTF_THUMB_ARCH_VERSION 0
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* FIXME: CPU(ARMV5_OR_LOWER) seems unused. Remove. */
|
|
|
|
|
/* CPU(ARMV5_OR_LOWER) - ARM instruction set v5 or earlier */
|
|
|
|
|
/* On ARMv5 and below the natural alignment is required.
|
|
|
|
|
And there are some other differences for v5 or earlier. */
|
|
|
|
|
#if !defined(ARMV5_OR_LOWER) && !WTF_ARM_ARCH_AT_LEAST(6)
|
|
|
|
|
#define WTF_CPU_ARMV5_OR_LOWER 1
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* CPU(ARM_TRADITIONAL) - Thumb2 is not available, only traditional ARM (v4 or greater) */
|
|
|
|
|
/* CPU(ARM_THUMB2) - Thumb2 instruction set is available */
|
|
|
|
|
/* Only one of these will be defined. */
|
|
|
|
|
#if !defined(WTF_CPU_ARM_TRADITIONAL) && !defined(WTF_CPU_ARM_THUMB2)
|
|
|
|
|
# if defined(thumb2) || defined(__thumb2__) \
|
|
|
|
|
|| ((defined(__thumb) || defined(__thumb__)) && WTF_THUMB_ARCH_VERSION == 4)
|
|
|
|
|
# define WTF_CPU_ARM_TRADITIONAL 0
|
|
|
|
|
# define WTF_CPU_ARM_THUMB2 1
|
|
|
|
|
# elif WTF_ARM_ARCH_AT_LEAST(4)
|
|
|
|
|
# define WTF_CPU_ARM_TRADITIONAL 1
|
|
|
|
|
# define WTF_CPU_ARM_THUMB2 0
|
|
|
|
|
# else
|
|
|
|
|
# error "Not supported ARM architecture"
|
|
|
|
|
# endif
|
|
|
|
|
#elif CPU(ARM_TRADITIONAL) && CPU(ARM_THUMB2) /* Sanity Check */
|
|
|
|
|
# error "Cannot use both of WTF_CPU_ARM_TRADITIONAL and WTF_CPU_ARM_THUMB2 platforms"
|
|
|
|
|
#endif /* !defined(WTF_CPU_ARM_TRADITIONAL) && !defined(WTF_CPU_ARM_THUMB2) */
|
|
|
|
|
|
|
|
|
|
#if defined(__ARM_NEON__) && !defined(WTF_CPU_ARM_NEON)
|
|
|
|
|
#define WTF_CPU_ARM_NEON 1
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#if (defined(__VFP_FP__) && !defined(__SOFTFP__))
|
|
|
|
|
#define WTF_CPU_ARM_VFP 1
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/* If CPU(ARM_NEON) is not enabled, we'll conservatively assume only VFP2 or VFPv3D16
|
|
|
|
|
support is available. Hence, only the first 16 64-bit floating point registers
|
|
|
|
|
are available. See:
|
|
|
|
|
NEON registers: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0473c/CJACABEJ.html
|
|
|
|
|
VFP2 and VFP3 registers: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0473c/CIHDIBDG.html
|
|
|
|
|
NEON to VFP register mapping: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0473c/CJAIJHFC.html
|
|
|
|
|
*/
|
|
|
|
|
#if CPU(ARM_NEON)
|
|
|
|
|
#define WTF_CPU_ARM_VFP_V3_D32 1
|
|
|
|
|
#else
|
|
|
|
|
#define WTF_CPU_ARM_VFP_V2 1
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#if defined(__ARM_ARCH_7K__)
|
|
|
|
|
#define WTF_CPU_APPLE_ARMV7K 1
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#if defined(__ARM_ARCH_7S__)
|
|
|
|
|
#define WTF_CPU_APPLE_ARMV7S 1
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#endif /* ARM */
|
|
|
|
|
|
2021-07-22 11:48:39 +00:00
|
|
|
/* CPU(RISCV64) - RISC-V 64-bit */
|
|
|
|
|
#if defined(__riscv) \
|
|
|
|
|
&& defined(__riscv_xlen) \
|
|
|
|
|
&& (__riscv_xlen == 64)
|
|
|
|
|
#define WTF_CPU_RISCV64 1
|
|
|
|
|
#define WTF_CPU_KNOWN 1
|
|
|
|
|
#endif
|
|
|
|
|
|
2020-01-11 18:07:04 +00:00
|
|
|
#if !CPU(KNOWN)
|
|
|
|
|
#define WTF_CPU_UNKNOWN 1
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#if CPU(ARM) || CPU(MIPS) || CPU(UNKNOWN)
|
|
|
|
|
#define WTF_CPU_NEEDS_ALIGNED_ACCESS 1
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#if COMPILER(GCC_COMPATIBLE)
|
|
|
|
|
/* __LP64__ is not defined on 64bit Windows since it uses LLP64. Using __SIZEOF_POINTER__ is simpler. */
|
|
|
|
|
#if __SIZEOF_POINTER__ == 8
|
|
|
|
|
#define WTF_CPU_ADDRESS64 1
|
|
|
|
|
#elif __SIZEOF_POINTER__ == 4
|
|
|
|
|
#define WTF_CPU_ADDRESS32 1
|
|
|
|
|
#else
|
|
|
|
|
#error "Unsupported pointer width"
|
|
|
|
|
#endif
|
|
|
|
|
#elif COMPILER(MSVC)
|
|
|
|
|
#if defined(_WIN64)
|
|
|
|
|
#define WTF_CPU_ADDRESS64 1
|
|
|
|
|
#else
|
|
|
|
|
#define WTF_CPU_ADDRESS32 1
|
|
|
|
|
#endif
|
|
|
|
|
#else
|
|
|
|
|
/* This is the most generic way. But in OS(DARWIN), Platform.h can be included by sandbox definition file (.sb).
|
|
|
|
|
* At that time, we cannot include "stdint.h" header. So in the case of known compilers, we use predefined constants instead. */
|
|
|
|
|
#include <stdint.h>
|
|
|
|
|
#if UINTPTR_MAX > UINT32_MAX
|
|
|
|
|
#define WTF_CPU_ADDRESS64 1
|
|
|
|
|
#else
|
|
|
|
|
#define WTF_CPU_ADDRESS32 1
|
|
|
|
|
#endif
|
|
|
|
|
#endif
|
|
|
|
|
|
Allow Bitmap to use up to a UCPURegister word size for internal bit storage.
https://bugs.webkit.org/show_bug.cgi?id=211328
<rdar://problem/62755865>
Reviewed by Yusuke Suzuki.
Source/JavaScriptCore:
* assembler/CPU.h:
Source/WTF:
1. Moved the definition of CPURegister and UCPURegister down into WTF.
Added CPU(REGISTER64) and CPU(REGISTER32) for determining what size a CPU
general purpose register is.
2. Updated Bitmap so that it will automatically choose the minimal required
word size for the number of bits it needs to store. This means the Bitmap
can automatically choose a WordType from uint8_t up to UCPURegister.
Previously, the WordType is always uint32_t by default.
This should improve perf with use of Bitmap on 64-bit platforms. The size
optimization is necessary to prevent bloat on 64-bit platforms which would have
resulted if we simply set the default to always be UCPURegister.
3. Added a check in findRunOfZeros() for handling the edge case where the
requested runLength exceeds the bitmapSize.
4. Fixed a bug in count() that was unnecessarily casting the bits to unsigned
instead of just using the Bitmap WordType. As a result, when using a WordType
of uint64_t, it was discarding bits from the count.
5. Fixed invert() to leave the bits beyond bitmapSize untouched.
Fixed isFull() to ignore the bits beyond bitmapSize.
By fixing invert() to leave those bits as 0, isEmpty() and hash() will
continue to work. Otherwise, inverting those bits will cause isEmpty() to
always fail, and hash()'s result may be different for the same set of bit
values within bitmapSize.
isFull(), on the other hand, checks for set bits in the words. Since there
may be 0 valued bits beyond bitmapSize, isFull() needs to be fixed to ignore
those.
* WTF.xcodeproj/project.pbxproj:
* wtf/Bitmap.h:
(WTF::WordType>::invert):
(WTF::WordType>::findRunOfZeros const):
(WTF::WordType>::count const):
(WTF::WordType>::isFull const):
* wtf/CMakeLists.txt:
* wtf/PlatformCPU.h:
* wtf/PlatformUse.h:
* wtf/StdIntExtras.h: Copied from Source/WTF/wtf/StdIntExtras.h.
Tools:
Added API tests for WTF::Bitmap to make sure that Bitmap is behaving correctly.
Since Bitmap is used in critical infrastructure like the GC, it is important to
ensure that there are no latent bugs.
* TestWebKitAPI/CMakeLists.txt:
* TestWebKitAPI/TestWebKitAPI.xcodeproj/project.pbxproj:
* TestWebKitAPI/Tests/WTF/Bitmap.cpp: Added.
(TestWebKitAPI::countBits):
(TestWebKitAPI::testBitmapSize):
(TestWebKitAPI::testBitmapConstructedEmpty):
(TestWebKitAPI::testBitmapSetGet):
(TestWebKitAPI::testBitmapTestAndSet):
(TestWebKitAPI::testBitmapTestAndClear):
(TestWebKitAPI::testBitmapConcurrentTestAndSet):
(TestWebKitAPI::testBitmapConcurrentTestAndClear):
(TestWebKitAPI::testBitmapClear):
(TestWebKitAPI::testBitmapClearAll):
(TestWebKitAPI::testBitmapInvert):
(TestWebKitAPI::testBitmapFindRunOfZeros):
(TestWebKitAPI::testBitmapCount):
(TestWebKitAPI::testBitmapIsEmpty):
(TestWebKitAPI::testBitmapIsFull):
(TestWebKitAPI::testBitmapMerge):
(TestWebKitAPI::testBitmapFilter):
(TestWebKitAPI::testBitmapExclude):
(TestWebKitAPI::testBitmapConcurrentFilter):
(TestWebKitAPI::testBitmapSubsumes):
(TestWebKitAPI::testBitmapForEachSetBit):
(TestWebKitAPI::testBitmapFindBit):
(TestWebKitAPI::testBitmapIteration):
(TestWebKitAPI::testBitmapMergeAndClear):
(TestWebKitAPI::testBitmapSetAndClear):
(TestWebKitAPI::testBitmapOperatorEqual):
(TestWebKitAPI::testBitmapOperatorNotEqual):
(TestWebKitAPI::testBitmapHash):
(TestWebKitAPI::TEST):
LayoutTests:
editing/undo-manager/undo-manager-delete-stale-undo-items.html exposed a bug in
this patch. However, when a failure occurs, this test runs perpetually until it
times out. There's no need to do this. After a finite number of GC cycles,
unreachable objects should be collected. This is especially so because
GCController.collect() does a synchronous full GC.
Added a cap of 10 GC tries, and fail out if the test does not see the expected
result. This allows the test to fail fast and avoid the costly time out.
* editing/undo-manager/undo-manager-delete-stale-undo-items.html:
Canonical link: https://commits.webkit.org/224352@main
git-svn-id: https://svn.webkit.org/repository/webkit/trunk@261179 268f45cc-cd09-0410-ab3c-d52691b4dbfc
2020-05-05 17:08:29 +00:00
|
|
|
/* CPU general purpose register width. */
|
|
|
|
|
#if !defined(WTF_CPU_REGISTER64) && !defined(WTF_CPU_REGISTER32)
|
|
|
|
|
#if CPU(ADDRESS64) || CPU(ARM64)
|
|
|
|
|
#define WTF_CPU_REGISTER64 1
|
|
|
|
|
#else
|
|
|
|
|
#define WTF_CPU_REGISTER32 1
|
|
|
|
|
#endif
|
|
|
|
|
#endif
|
|
|
|
|
|
2020-01-11 18:07:04 +00:00
|
|
|
/* CPU(BIG_ENDIAN) or CPU(MIDDLE_ENDIAN) or neither, as appropriate. */
|
|
|
|
|
|
|
|
|
|
#if COMPILER(GCC_COMPATIBLE)
|
|
|
|
|
#if __BYTE_ORDER__ == __ORDER_BIG_ENDIAN__
|
|
|
|
|
#define WTF_CPU_BIG_ENDIAN 1
|
|
|
|
|
#elif __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__
|
|
|
|
|
#define WTF_CPU_LITTLE_ENDIAN 1
|
|
|
|
|
#elif __BYTE_ORDER__ == __ORDER_PDP_ENDIAN__
|
|
|
|
|
#define WTF_CPU_MIDDLE_ENDIAN 1
|
|
|
|
|
#else
|
|
|
|
|
#error "Unknown endian"
|
|
|
|
|
#endif
|
|
|
|
|
#else
|
|
|
|
|
#if defined(WIN32) || defined(_WIN32)
|
|
|
|
|
/* Windows only have little endian architecture. */
|
|
|
|
|
#define WTF_CPU_LITTLE_ENDIAN 1
|
|
|
|
|
#else
|
|
|
|
|
#include <sys/types.h>
|
|
|
|
|
#if __has_include(<endian.h>)
|
|
|
|
|
#include <endian.h>
|
|
|
|
|
#if __BYTE_ORDER == __BIG_ENDIAN
|
|
|
|
|
#define WTF_CPU_BIG_ENDIAN 1
|
|
|
|
|
#elif __BYTE_ORDER == __LITTLE_ENDIAN
|
|
|
|
|
#define WTF_CPU_LITTLE_ENDIAN 1
|
|
|
|
|
#elif __BYTE_ORDER == __PDP_ENDIAN
|
|
|
|
|
#define WTF_CPU_MIDDLE_ENDIAN 1
|
|
|
|
|
#else
|
|
|
|
|
#error "Unknown endian"
|
|
|
|
|
#endif
|
|
|
|
|
#else
|
|
|
|
|
#if __has_include(<machine/endian.h>)
|
|
|
|
|
#include <machine/endian.h>
|
|
|
|
|
#else
|
|
|
|
|
#include <sys/endian.h>
|
|
|
|
|
#endif
|
|
|
|
|
#if BYTE_ORDER == BIG_ENDIAN
|
|
|
|
|
#define WTF_CPU_BIG_ENDIAN 1
|
|
|
|
|
#elif BYTE_ORDER == LITTLE_ENDIAN
|
|
|
|
|
#define WTF_CPU_LITTLE_ENDIAN 1
|
|
|
|
|
#elif BYTE_ORDER == PDP_ENDIAN
|
|
|
|
|
#define WTF_CPU_MIDDLE_ENDIAN 1
|
|
|
|
|
#else
|
|
|
|
|
#error "Unknown endian"
|
|
|
|
|
#endif
|
|
|
|
|
#endif
|
|
|
|
|
#endif
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#if !CPU(LITTLE_ENDIAN) && !CPU(BIG_ENDIAN)
|
|
|
|
|
#error "Unsupported endian"
|
|
|
|
|
#endif
|